# RENESAS

### ISL78310 High Performance 1A LDO

# DATASHEET

FN7810 Rev 2.00 November 7, 2014

The ISL78310 is a low dropout voltage, high-current, single output LDO specified for 1A output current. This part operates from input voltages down to 2.2V and up to 6V. The part offers fixed and external resistor adjustable output voltages from 0.8V to 5V. Custom voltage options are available upon request.

For applications that desire to set the in-rush current to less than the current limit of the part, or for applications that require turn-on time control, an external capacitor can be placed on the soft-start pin for maximum control. A supplyindependent ENABLE signal allows the part to be placed into a low quiescent current shutdown mode. Sub-micron CMOS process is used for this product family to deliver best-in-class analog performance and overall value.

This CMOS LDO consumes significant lower quiescent (ground pin) current as a function of load over bipolar LDOs, which translates into higher efficiency and packages with smaller footprints. Quiescent current is optimized to achieve a very fast load transient response.

The ISL78310 is AEC-Q100 rated. The ISL78310 is rated for the automotive temperature range (-40  $^{\circ}$ C to +125  $^{\circ}$ C).


# Applications

- Core & I/O power
- Camera modules
- · Post regulation of switched supplies
- Radio systems
- Infotainment systems

### **Features**

- 2.2V to 6V input supply
- 130mV dropout voltage typical (at 1A)
- Fast load transient response
- ±0.2% initial V<sub>OUT</sub> accuracy
- · Adjustable in-rush current limiting
- 58dB typical PSRR
- 63µV<sub>RMS</sub> output noise at V<sub>OUT</sub> = 1.8V
- Power-good feature
- 500mV feedback voltage
- Supply-independent 1V enable input threshold
- Short-circuit current protection
- 1A peak reverse current
- Over-temperature shutdown
- Any cap stable with minimum 10µF ceramic
- + ±1.8% guaranteed V\_{OUT} accuracy for junction temperature range from -40  $^\circ$  C to +125  $^\circ$  C
- Available in a 10 Lead DFN package
- Pb-free (RoHS compliant)
- AEC-Q100 qualified

# **Pin Configuration**



RENESAS

### **Pin Descriptions**

PIN #	PIN NAME	DESCRIPTION
1, 2	VOUT	Regulated output voltage. A minimum 10µF X5R/X7R output capacitor is required for stability. See <u>"External</u> <u>Capacitor Requirements" on page 9</u> for more details.
3	SENSE/ADJ	For internally fixed VOUT option, this pin provides output voltage feedback. By connecting this pin to the output rail at the load, small voltage drops caused by PCB trace resistance can be eliminated. For the adjustable output voltage option, this pin is connected to the feedback resistor divider and provides voltage feedback signals for the LDO to set the output voltage.
4	PG	This is an open drain logic output used to indicate the status of the output voltage. Logic low indicates VOUT is not in regulation. Must be grounded if not used.
5	GND	Ground.
6	SS	External capacitor on this pin adjusts start-up ramp and controls in-rush current.
7	ENABLE	VIN independent chip enable. TTL and CMOS compatible.
8	NC	Do not connect this pin to ground or supply. Leave floating.
9, 10	VIN	Input supply pin. A minimum 10µF X5R/X7R input capacitor is required for stability. See <u>"External Capacitor</u> Requirements" on page 9 for more details.
	EPAD	EPAD at ground potential. Soldering it directly to GND plane is required for thermal considerations. See <u>"Heatsinking</u> the DFN Package" on page 12 for more details.

# **Ordering Information**

PART NUMBER	PART	V <sub>OUT</sub> VOLTAGE	TEMP	PACKAGE	PKG
( <u>Notes 1, 3, 4</u> )	MARKING	( <u>Note 2</u> )	RANGE (°C)	(Pb-Free)	DWG. #
ISL78310ARAJZ	DZAE	ADJ	-40 to +125	10 Ld 3x3 DFN	L10.3x3

NOTES:

1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

2. For other output voltages, contact Intersil Marketing.

3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. For Moisture Sensitivity Level (MSL), please see device information page for ISL78310. For more information on MSL please see techbrief TB363.

# **Typical Application Diagrams**




FIGURE 1. FIXED TYPICAL APPLICATION DIAGRAM





FIGURE 2. ADJUSTABLE TYPICAL APPLICATION DIAGRAM

#### NOTE:

5. Used when large bulk capacitance required on  $V_{\mbox{OUT}}$  for application.



# ISL78310 Schematic Block Diagram



#### **Absolute Maximum Ratings**

VIN relative to GND ( <u>Note 6</u> )	0.3V to + 6.5V
VOUT relative to GND ( <u>Note 6</u> )	0.3V to + 6.5V
PG, ENABLE, SENSE/ADJ, SS	
Relative to GND ( <u>Note 6</u> )	0.3V to + 6.5V

#### Recommended Operating Conditions (Notes 9, 10)

Junction Temperature Range (T <sub>I</sub> ) ( <u>Note 9</u> )	40°C to +125°C
VIN relative to GND	
VOUT range	800mV to 5V
PG, ENABLE, SENSE/ADJ, SS relative to GND	0V to + 6V
PG Sink Current	<10mA

#### **Thermal Information**

Thermal Resistance	θ <sub>JA</sub> (°C/W)	θ <b>JC</b> (°C∕W)
10 Ld DFN Package ( <u>Notes 7, 8</u> )	48	7
Storage Temperature Range	65	°C to +150°C
Junction Temperature		+150°C
Pb-Free Reflow Profile		see <u>TB493</u>

### **ESD** Rating

Human Body Model (Tested per JESD22-A114E)	2.5kV
Machine Model (Tested per JESD-A115-A)	250V
Charge Device Model (Tested per AEC-Q100-011)	. 1kV

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 6. Absolute maximum voltage rating is defined as the voltage applied for a lifetime average duty cycle above 6V of 1%.
- 7. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 8. For  $\theta_{\text{JC}}$  the "case temp" location is the center of the exposed metal pad on the package underside.
- 9. Extended operation at these conditions may compromise reliability. Exceeding these limits will result in damage. Recommended operating conditions define limits where specifications are guaranteed.
- 10. Electromigration specification defined as lifetime average junction temperature of +110°C where max rated DC current = lifetime average current.

**Electrical Specifications** Unless otherwise noted,  $V_{IN} = V_{OUT} + 0.4V$ ,  $V_{OUT} = 1.8V$ ,  $C_{IN} = C_{OUT} = 10\mu$ F,  $T_J = +25$ °C,  $I_{LOAD} = 0A$ . Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to <u>"ISL78310 Schematic Block</u> Diagram" on page 4 and Tech Brief <u>TB379</u>. Boldface limits apply across the operating temperature range, -40°C to +125°C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 11</u> )	ТҮР	MAX ( <u>Note 11</u> )	UNITS
DC CHARACTERISTICS	1		H	1 1		
DC Output Voltage Accuracy	V <sub>OUT</sub>	V <sub>OUT</sub> Options: 0.8V, 1.2V, 1.5V and 1.8V				
		$2.2 \text{V} \leq \text{V}_{\text{IN}}$ < 3.6V; 0A < I_{\text{LOAD}} \leq 1A	-1.8	0.2	1.8	%
		V <sub>OUT</sub> Options: 2.5V, 3.3V and 5.0V				
		$V_{OUT}$ + 0.4V $\leq$ $V_{IN}$ $\leq$ 6V; 0A < I_{LOAD} < 1A	-1.8	0.2	1.8	%
Feedback Pin (ADJ Option Only)	V <sub>ADJ</sub>	$2.2V \leq V_{IN} \leq 6V, 0A < I_{LOAD} < 1A$	491	500	509	mV
DC Input Line Regulation	ΔV <sub>OUT</sub> / ΔV <sub>IN</sub>	V <sub>OUT</sub> + 0.5V < V <sub>IN</sub> < 5V			1	%
DC Output Load Regulation	ΔV <sub>OUT</sub> / ΔΙ <sub>ΟUT</sub>	OA < I <sub>LOAD</sub> < 1A, All voltage options	-1			%
Feedback Input Current		V <sub>ADJ</sub> = 0.5V		0.01	1	μA
Ground Pin Current	١ <sub>Q</sub>	I <sub>LOAD</sub> = 0A, 2.2V < V <sub>IN</sub> < 6V		3	5	mA
		I <sub>LOAD</sub> = 1A, 2.2V < V <sub>IN</sub> < 6V		5	7	mA
Ground Pin Current in Shutdown	I <sub>SHDN</sub>	ENABLE Pin = OV, V <sub>IN</sub> = 6V		0.2	12	μA
Dropout Voltage ( <u>Note 12</u> )	V <sub>DO</sub>	I <sub>LOAD</sub> = 1A, V <sub>OUT</sub> = 2.5V		130	212	mV
Output Short Circuit Current	OCP	V <sub>OUT</sub> = 0V, 2.2V < V <sub>IN</sub> < 6V		1.75		Α
Thermal Shutdown Temperature	TSD	2.2V < V <sub>IN</sub> < 6V		160		°C
Thermal Shutdown Hysteresis (Rising Threshold)	TSDn	2.2V < V <sub>IN</sub> < 6V		30		°C
AC CHARACTERISTICS				. 1		
Input Supply Ripple Rejection	PSRR	$f = 1kHz, I_{LOAD} = 1A; V_{IN} = 2.2V$		58		dB
		f = 120Hz, I <sub>LOAD</sub> = 1A; V <sub>IN</sub> = 2.2V		72		dB
Output Noise Voltage		I <sub>LOAD</sub> = 1A, BW = 10Hz < f < 100kHz		63		μV <sub>RMS</sub>



**Electrical Specifications** Unless otherwise noted,  $V_{IN} = V_{OUT} + 0.4V$ ,  $V_{OUT} = 1.8V$ ,  $C_{IN} = C_{OUT} = 10\mu$ F,  $T_J = +25$ °C,  $I_{LOAD} = 0$ A. Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to <u>"ISL78310 Schematic Block</u> Diagram" on page 4 and Tech Brief <u>TB379</u>. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 11</u> )	ТҮР	MAX ( <u>Note 11</u> )	UNITS
ENABLE PIN CHARACTERISTICS		·				
Turn-on Threshold		2.2V < V <sub>IN</sub> < 6V	0.3	0.8	1	V
Hysteresis (Rising Threshold)		2.2V < V <sub>OUT</sub> + 0.4V < 6V	10	80	200	mV
Enable Pin Turn-on Delay		$C_{OUT} = 10 \mu F$ , $I_{LOAD} = 1A$		100		μs
Enable Pin Leakage Current		V <sub>IN</sub> = 6V, EN = 3V			1	μA
ADJUSTABLE INRUSH CURRENT I	IMIT CHARACT	TERISTICS		1 1		
Current limit adjust	I <sub>PD</sub>	V <sub>IN</sub> = 3.5V, EN = 0V, SS = 1V	0.5	1	1.3	mA
	ICHG		-3.3	-2	-0.8	μA
PG PIN CHARACTERISTICS	1	-		1 1		
V <sub>OUT</sub> PG Flag Threshold			75	85	92	%V <sub>OUT</sub>
V <sub>OUT</sub> PG Flag Hysteresis				4		%
PG Flag Low Voltage		V <sub>IN</sub> = 2.5V, I <sub>SINK</sub> = 500μA			100	mV
PG Flag Leakage Current		V <sub>IN</sub> = 6V, PG = 6V			1	μA

NOTES:

11. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

12. Dropout is defined by the difference in supply  $V_{IN}$  and  $V_{OUT}$  when the supply produces a 2% drop in  $V_{OUT}$  from its nominal value.






FN7810 Rev 2.00 November 7, 2014


RENESAS

**Typical Operating Performance** Unless otherwise noted:  $V_{IN} = 2.2V$ ,  $V_{OUT} = 1.8V$ ,  $C_{IN} = C_{OUT} = 10\mu$ F,  $T_J = +25^{\circ}$ C,

I<sub>L</sub> = 0A. (Continued)









# **Typical Operating Performance** Unless otherwise noted: V<sub>IN</sub> = 2.2V, V<sub>OUT</sub> = 1.8V, C<sub>IN</sub> = C<sub>OUT</sub> = 10µF, T<sub>J</sub> = +25°C,

IL = 0A. (Continued)




FIGURE 12. SPECTRAL NOISE DENSITY vs FREQUENCY

# **Applications Information**

### **Input Voltage Requirements**

The ISL78310 is capable of delivering output voltages from 0.8V to 5.0V. Due to the nature of an LDO,  $V_{IN}$  must be some margin higher than the output voltage plus dropout at the maximum rated current of the application if active filtering (PSRR) is expected from VIN to VOUT. The generous dropout specification of this family of LDOs allows applications to design for a level of efficiency that can accommodate profiles smaller than the T0220/263.

### **External Capacitor Requirements**

#### **GENERAL GUIDELINE**

External capacitors are required for proper operation. Careful attention must be paid to layout guidelines and selection of capacitor type and value to ensure optimal performance.

#### **OUTPUT CAPACITOR**

The ISL78310 applies state of the art internal compensation to keep the selection of the output capacitor simple for the customer. Stable operation over full temperation, VIN range, VOUT range and load extremes are guaranteed for all capacitor types and values assuming a minimum of  $10\mu F X5R/X7R$  is used for local bypass on V<sub>OUT</sub>. This output capacitor must be connected to the V<sub>OUT</sub> and GND pins of the LDO with PCB traces no longer than 0.5cm. Additional capacitors of any value in ceramic, POSCAP, alum/tantalum electrolytic types may be placed in parallel to improve PSRR at higher frequencies and/or load transient AC output voltage tolerances.

#### **INPUT CAPACITOR**


For proper operation, a minimum capacitance of 10µF X5R/X7R is required at the input. This ceramic input capacitor must be connected to V<sub>IN</sub> and GND pins of the LDO with PCB traces no longer than 0.5cm.

### Phase Boost Capacitor (C<sub>PR</sub>)

A small phase boost capacitor, CPB, can be placed across the top resistor in the feedback resistor divider network (Figure 13) in order to place a zero at:

$$F_{Z} = 1/(2 \bullet pi \bullet R_{TOP} \bullet C_{PB})$$
(EQ. 1)

This zero increases the crossover frequency of the LDO and provides additional phase resulting in faster load transient response.





It is also important to note that the LDO stability and load transient are affected by the type of output capacitor used. For optimal result, empirical tuning of CPB is suggested for each specific application. It is recommended to not use CPB when high ESR capacitors such as aluminum electrolytic or tantalum are used.

Table 1 shows the recommended CPB, RTOP, RBOTTOM and CPB values for different output voltage rails.

IADLE 1.						
V <sub>OUT</sub> (V)	R <sub>TOP</sub> (kΩ)	R <sub>BOTTOM</sub> (Ω)	C <sub>PB</sub> (pF)	C <sub>OUT</sub> (μF)		
5.0	2.61	287	100	10		
3.3	2.61	464	100	10		
2.5	2.61	649	82	10		
1.8	2.61	1.0k	82	10		
1.5*	2.61	1.3k	68	10		
1.5	2.61	1.3k	150	22		
1.2*	2.61	1.87k	120	22		
1.2*	2.61	1.87k	270	47		
1.0	2.61	2.61k	220	47		
0.8	2.61	4.32k	220	47		

TABLE 1

\*Either option could be used, depending on cost/performance requirements.

# **Thermal Fault Protection**

In the event the die temperature exceeds typically  $\pm 160^{\circ}$ C, then the output of the LDO shuts down until the die temperature cools down to typically  $\pm 130^{\circ}$ C. The level of power, combined with the thermal resistance of the package ( $\pm 48^{\circ}$ C/W for DFN), determines whether the junction temperature exceeds the thermal shutdown temperature specified in the <u>"Electrical</u> <u>Specifications" on page 5</u> (see thermal packaging guidelines).

# **Current Limit Protection**

The ISL78310 LD0 incorporates protection against overcurrent due to any short or overload condition applied to the output pin. The current limit circuit performs as a constant current source when the output current exceeds the current limit threshold noted in the <u>"Electrical Specifications" on page 5</u>. If the short or

overload condition is removed from V<sub>OUT</sub>, then the output returns to normal voltage mode regulation. In the event of an overload condition on the DFN package, the LDO will begin to cycle on and off due to the die temperature exceeding thermal fault condition.

# **Functional Description**

### **Enable Operation**


The Enable turn-on threshold is typically 0.8V with a hysteresis of 80mV. The Enable pin does not have an internal pull-up or pull-down resistor. As a result, this pin must not be left floating. This pin must be tied to VIN if it is not used. A pull-up resistor (typically  $1k\Omega$  to  $10k\Omega$ ) will be required for applications that use open collector or open drain outputs to control the Enable pin. The Enable pin may be connected directly to VIN for applications that are always on.


### **Soft-Start Operation**


The soft-start circuit controls the rate at which the output voltage rises up to regulation at power-up or LDO enable. This start-up ramp time can be set by adding an external capacitor from the SS pin to GND. An internal  $2\mu$ A current source charges up this C<sub>SS</sub> and the feedback reference voltage is clamped to the voltage across it. The start-up time of the regulator output voltage for a given C<sub>SS</sub> value can be calculated using Equation 2.

$$t_{\mathsf{RAMP}} = \frac{C_{\mathsf{SS}} x 0.5 \mathsf{V}}{2 \mu \mathsf{A}} \tag{EQ. 2}$$

The soft-start function also effectively limits the amount of in-rush current to less than the programmed current limit during start-up or an enable sequence, to avoid an overcurrent fault condition. This can be an issue for applications that require large, external bulk capacitances on V<sub>OUT</sub> where high levels of charging current can be seen for a significant period of time. High in-rush currents can cause V<sub>IN</sub> to drop below minimum, which could cause V<sub>OUT</sub> to shutdown.










FIGURE 16. IN-RUSH CURRENT WITH  $C_{SS}$  = 33nF,  $C_{OUT}$  = 1000 $\mu$ F, IN-RUSH CURRENT = 0.2A

<u>Equation 3</u> can be used to calculate  $C_{SS}$  for a desired in-rush current, where  $V_{OUT}$  is the output voltage,  $C_{OUT}$  is the total capacitance on the output, and  $I_{INRUSH}$  is the desired in-rush current.

$$C_{SS} = \frac{(V_{OUT} x C_{OUT} x 2 \mu A)}{I_{INRUSH} x 0.5 V}$$
(EQ. 3)

The scopes in <u>Figures 14, 15 and 16</u> capture the response for the soft-start function. The output voltage is set to 1.8V.

The external capacitor is always discharged to ground at the beginning of start-up or enabling.

### **Power-Good Operation**

The PGOOD is a logic output that indicates the status of V<sub>OUT</sub>. The PGOOD flag is an open-drain NMOS that can sink 10mA during a fault condition. The PGOOD pin requires an external pull-up resistor, which is typically connected to the VOUT pin. The PGOOD pin should not be pulled up to a voltage source greater than V<sub>IN</sub>. The PGOOD goes low when the output voltage drops below 84% of the nominal output voltage or if the part is disabled. The PGOOD comparator functions during current limit and thermal shutdown. For applications not using this feature, connect this pin to ground.

### **Output Voltage Selection**

An external resistor divider is used to scale the output voltage relative to the internal reference voltage. This voltage is then fed back to the error amplifier. The output voltage can be programmed to any level between 0.8V and 5V. An external resistor divider,  $R_1$  and  $R_2$ , is used to set the output voltage as shown in Equation 4. The recommended value for  $R_2$  is 500 $\Omega$  to  $1k\Omega$ .  $R_1$  is then chosen according to Equation 5.

$$V_{OUT} = 0.5V \times \left(\frac{R_1}{R_2} + 1\right)$$
(EQ. 4)

$$R_1 = R_2 \times \left(\frac{V_{OUT}}{0.5V} - 1\right)$$
(EQ. 5)



#### **Power Dissipation**

The junction temperature must not exceed the range specified in the <u>"Recommended Operating Conditions" on page 5</u>. The power dissipation can be calculated by using <u>Equation 6</u>:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(EQ. 6)

The maximum allowed junction temperature,  $T_{J(MAX)}$ , and the maximum expected ambient temperature,  $T_{A(MAX)}$ , will determine the maximum allowable power dissipation, as shown in Equation 7:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$
(EQ. 7)

 $\theta_{\text{JA}}$  is the junction-to-ambient thermal resistance.

For safe operation, ensure that the power dissipation  $P_D$ , calculated from Equation 6, is less than the maximum allowable power dissipation  $P_{D(MAX)}$ .

### **Heatsinking the DFN Package**

The DFN package uses the copper area on the PCB as a heat-sink. The EPAD of this package must be soldered to the copper plane (GND plane) for heat sinking. Figure 17 shows a curve for the  $\theta_{JA}$  of the DFN package for different copper area sizes.




FIGURE 17. 3mmx3mm 10 LD DFN ON 4-LAYER PCB WITH THERMAL VIAS  $\theta_{JA}$  vs EPAD-MOUNT COPPER LAND AREA ON PCB

### General Power PAD Design Considerations

Figure 18 shows the recommended use of vias on the thermal pad to remove heat from the IC. This typical array populates the thermal pad footprint with vias spaced three times the radius distance from the center of each via. Small via size is advisable, but not to the extent that solder reflow becomes difficult.

All vias should be connected to the pad potential, with low thermal resistance for efficient heat transfer. Complete connection of the plated-through hole to each plane is important. It is not recommended to use "thermal relief" patterns to connect the vias.




FIGURE 18. PCB VIA PATTERN

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
November 7, 2014	FN7810.2	<u>"Absolute Maximum Ratings" on page 5:</u> Updated CDM testing from: Charged Device Model (Tested per JESD22-C101E) to Charged Device Model (Tested per AEC Q100-011). On <u>page 2</u> : Removed part number ISL78310ARAJZ-TR5303 from ordering information table. Updated POD from rev 6 to rev 9.
December 23, 2013	FN7810.1	Page 12 - 2nd line of the disclaimer changed from: "Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted" to: "Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted".
February 17, 2011	FN7810.0	Initial Release.

### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2011-2014. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN7810 Rev 2.00 November 7, 2014



# **Package Outline Drawing**

### L10.3x3

10 LEAD DUAL FLAT PACKAGE (DFN) Rev 9, 10/13



- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- **4.** Tiebar shown (if present) is a non-functional feature.
- 5. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

